Міністерство освіти і науки України

Національний університет „Львівська політехніка”

Кафедра ЕОМ



**Звіт**

З лабораторної роботи № 3

З дисципліни “Моделювання комп’ютерних систем”

На тему: “Поведінковий опис цифрового автомата. Перевірка роботи автомата за допомогою стенда”

**Варіант – 2**

Виконав: ст.гр. КІ-202

Білецький М.М.


Перевірив:

асистент

Козак Н.Б.

Львів 2023

**Мета роботи :** На базі стенда Elbert V2 – Spartan 3A FPGA, реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог:



**Завдання**

****

**Виконання роботи:**

**Файл CU.vhd:**

----------------------------------------------------------------------------------

-- Company:

-- Engineer:

--

-- Create Date: 16:27:31 04/27/2023

-- Design Name:

-- Module Name: CU - Behavioral

-- Project Name:

-- Target Devices:

-- Tool versions:

-- Description:

--

-- Dependencies:

--

-- Revision:

-- Revision 0.01 - File Created

-- Additional Comments:

--

----------------------------------------------------------------------------------

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

use IEEE.NUMERIC\_STD.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx primitives in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

entity CU\_intf is

port(CLOCK : IN STD\_LOGIC;

RESET : IN STD\_LOGIC;

ENTER\_OP1 : IN STD\_LOGIC;

ENTER\_OP2 : IN STD\_LOGIC;

CALCULATE : IN STD\_LOGIC;

RAM\_WR : OUT STD\_LOGIC;

RAM\_ADDR\_BUS : OUT STD\_LOGIC\_VECTOR(1 downto 0);

CONSTANT\_BUS : OUT STD\_LOGIC\_VECTOR(7 downto 0):= "00000011";

ACC\_WR : OUT STD\_LOGIC;

ACC\_RST : OUT STD\_LOGIC;

IN\_SEL : OUT STD\_LOGIC\_VECTOR(1 downto 0);

OP\_CODE\_BUS : OUT STD\_LOGIC\_VECTOR(1 downto 0)

);

end CU\_intf;

architecture CU\_arch of CU\_intf is

type cu\_state\_type is (cu\_rst, cu\_idle, cu\_load\_op1, cu\_load\_op2, cu\_run\_calc0, cu\_run\_calc1, cu\_run\_calc2, cu\_run\_calc3, cu\_finish);

signal cu\_cur\_state : cu\_state\_type;

signal cu\_next\_state : cu\_state\_type;

begin

CONSTANT\_BUS <= "00000011";

CU\_SYNC\_PROC: process (CLOCK)

begin

if (rising\_edge(CLOCK)) then

if (RESET = '1') then

cu\_cur\_state <= cu\_rst;

else

cu\_cur\_state <= cu\_next\_state;

end if;

end if;

end process;

CUNEXT\_STATE\_DECODE: process (cu\_cur\_state, ENTER\_OP1, ENTER\_OP2, CALCULATE)

begin

--declare default state for next\_state to avoid latches

cu\_next\_state <= cu\_cur\_state; --default is to stay in current state

--insert statements to decode next\_state

--below is a simple example

case(cu\_cur\_state) is

when cu\_rst =>

cu\_next\_state <= cu\_idle;

when cu\_idle =>

if (ENTER\_OP1 = '1') then

cu\_next\_state <= cu\_load\_op1;

elsif (ENTER\_OP2 = '1') then

cu\_next\_state <= cu\_load\_op2;

elsif (CALCULATE = '1') then

cu\_next\_state <= cu\_run\_calc0;

else

cu\_next\_state <= cu\_idle;

end if;

when cu\_load\_op1 =>

cu\_next\_state <= cu\_idle;

when cu\_load\_op2 =>

cu\_next\_state <= cu\_idle;

when cu\_run\_calc0 =>

cu\_next\_state <= cu\_run\_calc1;

when cu\_run\_calc1 =>

cu\_next\_state <= cu\_run\_calc2;

when cu\_run\_calc2 =>

cu\_next\_state <= cu\_run\_calc3;

when cu\_run\_calc3 =>

cu\_next\_state <= cu\_finish;

when cu\_finish =>

cu\_next\_state <= cu\_finish;

when others =>

cu\_next\_state <= cu\_idle;

end case;

end process;

CU\_OUTPUT\_DECODE: process (cu\_cur\_state)

begin

case(cu\_cur\_state) is

when cu\_rst =>

IN\_SEL <= "00";

OP\_CODE\_BUS <= "00";

RAM\_ADDR\_BUS <= "00";

RAM\_WR <= '0';

ACC\_RST <= '1';

ACC\_WR <= '0';

when cu\_idle =>

IN\_SEL <= "00";

OP\_CODE\_BUS <= "00";

RAM\_ADDR\_BUS <= "00";

RAM\_WR <= '0';

ACC\_RST <= '0';

ACC\_WR <= '0';

when cu\_load\_op1 =>

IN\_SEL <= "00";

OP\_CODE\_BUS <= "00";

RAM\_ADDR\_BUS <= "00";

RAM\_WR <= '1';

ACC\_RST <= '0';

ACC\_WR <= '1';

when cu\_load\_op2 =>

IN\_SEL <= "00";

OP\_CODE\_BUS <= "00";

RAM\_ADDR\_BUS <= "01";

RAM\_WR <= '1';

ACC\_RST <= '0';

ACC\_WR <= '1';

when cu\_run\_calc0 =>

IN\_SEL <= "01";

OP\_CODE\_BUS <= "00";

RAM\_ADDR\_BUS <= "00";

RAM\_WR <= '0';

ACC\_RST <= '0';

ACC\_WR <= '1';

when cu\_run\_calc1 =>

IN\_SEL <= "01";

OP\_CODE\_BUS <= "11";

RAM\_ADDR\_BUS <= "01";

RAM\_WR <= '0';

ACC\_RST <= '0';

ACC\_WR <= '1';

when cu\_run\_calc2 =>

IN\_SEL <= "01";

OP\_CODE\_BUS <= "01";

RAM\_ADDR\_BUS <= "01";

RAM\_WR <= '0';

ACC\_RST <= '0';

ACC\_WR <= '1';

when cu\_run\_calc3 =>

IN\_SEL <= "10";

OP\_CODE\_BUS <= "10";

RAM\_ADDR\_BUS <= "01";

RAM\_WR <= '0';

ACC\_RST <= '0';

ACC\_WR <= '1';

when cu\_finish =>

IN\_SEL <= "00";

OP\_CODE\_BUS <= "00";

RAM\_ADDR\_BUS <= "00";

RAM\_WR <= '0';

ACC\_RST <= '0';

ACC\_WR <= '0';

when others =>

IN\_SEL <= "00";

OP\_CODE\_BUS <= "00";

RAM\_ADDR\_BUS <= "00";

RAM\_WR <= '0';

ACC\_RST <= '0';


ACC\_WR <= '0';

end case;

end process;

end CU\_arch;

**Елемент CU:**



**Файл MUX.vhd:**

----------------------------------------------------------------------------------

-- Company:

-- Engineer:

--

-- Create Date: 15:06:55 04/27/2023

-- Design Name:

-- Module Name: MUX - Behavioral

-- Project Name:

-- Target Devices:

-- Tool versions:

-- Description:

--

-- Dependencies:

--

-- Revision:

-- Revision 0.01 - File Created

-- Additional Comments:

--

----------------------------------------------------------------------------------

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

use IEEE.NUMERIC\_STD.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx primitives in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

entity MUX\_intf is

port(

DATA\_IN : IN STD\_LOGIC\_VECTOR(7 downto 0);

CONSTANT\_BUS : IN STD\_LOGIC\_VECTOR(7 downto 0);

RAM\_DATA\_OUT\_BUS: IN STD\_LOGIC\_VECTOR(7 downto 0);

IN\_SEL : IN STD\_LOGIC\_VECTOR(1 downto 0);

IN\_SEL\_OUT\_BUS : OUT std\_logic\_vector(7 downto 0)

);

end MUX\_intf;

architecture MUX\_arch of MUX\_intf is

begin

INSEL\_A\_MUX : process(DATA\_IN, CONSTANT\_BUS, RAM\_DATA\_OUT\_BUS, IN\_SEL)

begin

if(IN\_SEL = "00") then

IN\_SEL\_OUT\_BUS <= DATA\_IN;

elsif(IN\_SEL = "01") then

IN\_SEL\_OUT\_BUS <= RAM\_DATA\_OUT\_BUS;

else


IN\_SEL\_OUT\_BUS <= CONSTANT\_BUS;

end if;

end process INSEL\_A\_MUX;

end MUX\_arch;

**Елемент MUX:**



**Файл RAM.vhd:**

----------------------------------------------------------------------------------

-- Company:

-- Engineer:

--

-- Create Date: 16:49:14 04/27/2023

-- Design Name:

-- Module Name: RAM - Behavioral

-- Project Name:

-- Target Devices:

-- Tool versions:

-- Description:

--

-- Dependencies:

--

-- Revision:

-- Revision 0.01 - File Created

-- Additional Comments:

--

----------------------------------------------------------------------------------

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

use IEEE.NUMERIC\_STD.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx primitives in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

entity RAM\_intf is

port(

RAM\_WR : IN STD\_LOGIC;

RAM\_ADDR\_BUS : IN STD\_LOGIC\_VECTOR(1 downto 0);

ACC\_DATA\_IN\_BUS : IN STD\_LOGIC\_VECTOR(7 downto 0);

RAM\_DATA\_OUT\_BUS: OUT STD\_LOGIC\_VECTOR(7 downto 0);

CLOCK : IN STD\_LOGIC

);

end RAM\_intf;

architecture RAM\_arch of RAM\_intf is

type ram\_type is array (3 downto 0) of STD\_LOGIC\_VECTOR(7 downto 0);

signal RAM\_UNIT : ram\_type;

signal RAM\_DATA\_IN\_BUS : STD\_LOGIC\_VECTOR(7 downto 0);

begin

RAM\_DATA\_IN\_BUS <= ACC\_DATA\_IN\_BUS;

RAM : process(CLOCK, RAM\_ADDR\_BUS, RAM\_UNIT)

begin

if (rising\_edge(CLOCK)) then

if (RAM\_WR = '1') then

RAM\_UNIT(conv\_integer(RAM\_ADDR\_BUS)) <= RAM\_DATA\_IN\_BUS;

end if;


end if;

RAM\_DATA\_OUT\_BUS <= RAM\_UNIT(conv\_integer(RAM\_ADDR\_BUS));

end process RAM;

end RAM\_arch;

**Елемент RAM:**



**Файл ALU.vhd:**

----------------------------------------------------------------------------------

-- Company:

-- Engineer:

--

-- Create Date: 16:13:46 04/27/2023

-- Design Name:

-- Module Name: ALU - Behavioral

-- Project Name:

-- Target Devices:

-- Tool versions:

-- Description:

--

-- Dependencies:

--

-- Revision:

-- Revision 0.01 - File Created

-- Additional Comments:

--

----------------------------------------------------------------------------------

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

use IEEE.NUMERIC\_STD.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx primitives in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

entity ALU\_intf is

port(

IN\_SEL\_OUT\_BUS : IN STD\_LOGIC\_VECTOR(7 downto 0);

ACC\_DATA\_OUT\_BUS : IN STD\_LOGIC\_VECTOR(7 downto 0);

OP\_CODE\_BUS : IN STD\_LOGIC\_VECTOR(1 downto 0);

ACC\_DATA\_IN\_BUS : OUT STD\_LOGIC\_VECTOR(7 downto 0);

OVER\_FLOW : OUT STD\_LOGIC

--OF - overflow

);

end ALU\_intf;

architecture ALU\_arch of ALU\_intf is

begin

ALU : process(OP\_CODE\_BUS, IN\_SEL\_OUT\_BUS, ACC\_DATA\_OUT\_BUS)

variable A : unsigned(7 downto 0);

variable B : unsigned(7 downto 0);

variable temp : std\_logic\_vector(8 downto 0);

begin

A := unsigned(ACC\_DATA\_OUT\_BUS);

B := unsigned(IN\_SEL\_OUT\_BUS);

if OP\_CODE\_BUS = "00" then

ACC\_DATA\_IN\_BUS <= STD\_LOGIC\_VECTOR(B);

elsif OP\_CODE\_BUS = "01" then

temp := STD\_LOGIC\_VECTOR('0' & A) + STD\_LOGIC\_VECTOR('0' & B);

if (temp(8) = '1') then

OVER\_FLOW <= '1';

else

OVER\_FLOW <= '0';

end if;

ACC\_DATA\_IN\_BUS <= temp(7 downto 0);

elsif OP\_CODE\_BUS = "10" then

temp := STD\_LOGIC\_VECTOR('0' & A) - STD\_LOGIC\_VECTOR('0' & B);

if (temp(8) = '1') then

OVER\_FLOW <= '1';

else

OVER\_FLOW <= '0';

end if;

ACC\_DATA\_IN\_BUS <= temp(7 downto 0);

elsif OP\_CODE\_BUS = "11" then

temp := STD\_LOGIC\_VECTOR('0' & A) OR STD\_LOGIC\_VECTOR('0' & B);

ACC\_DATA\_IN\_BUS <= temp(7 downto 0);

else


ACC\_DATA\_IN\_BUS <= "00000000";

end if;

end process ALU;

end ALU\_arch;

**Елемент ALU:**



**Файл ACC.vhd:**

----------------------------------------------------------------------------------

-- Company:

-- Engineer:

--

-- Create Date: 15:27:57 04/27/2023

-- Design Name:

-- Module Name: ACC - Behavioral

-- Project Name:

-- Target Devices:

-- Tool versions:

-- Description:

--

-- Dependencies:

--

-- Revision:

-- Revision 0.01 - File Created

-- Additional Comments:

--

----------------------------------------------------------------------------------

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

use IEEE.NUMERIC\_STD.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx primitives in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

entity ACC\_intf is

port(

CLOCK : IN STD\_LOGIC;

ACC\_RST : IN STD\_LOGIC;

ACC\_WR : IN STD\_LOGIC;

ACC\_DATA\_IN\_BUS : IN STD\_LOGIC\_VECTOR(7 downto 0);

ACC\_DATA\_OUT\_BUS : OUT STD\_LOGIC\_VECTOR(7 downto 0)

);

end ACC\_intf;

architecture ACC\_arch of ACC\_intf is

signal ACC\_DATA : STD\_LOGIC\_VECTOR(7 downto 0);

begin

ACC : process(CLOCK, ACC\_DATA)

begin

if (rising\_edge(CLOCK)) then

if(ACC\_RST = '1') then

ACC\_DATA <= "00000000";

elsif (ACC\_WR = '1') then

ACC\_DATA <= ACC\_DATA\_IN\_BUS;

end if;


end if;

ACC\_DATA\_OUT\_BUS <= ACC\_DATA;

end process ACC;

end ACC\_arch;

**Елемент ACC:**



**Файл SEGDEC.vhd:**

----------------------------------------------------------------------------------

----------------------------------------------------------------------------------

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

-- Uncomment the following library declaration if using

-- arithmetic functions with Signed or Unsigned values

use IEEE.NUMERIC\_STD.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

-- Uncomment the following library declaration if instantiating

-- any Xilinx primitives in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

entity SEGDEC\_intf is

port(

CLOCK : IN STD\_LOGIC;

ACC\_DATA\_OUT\_BUS : IN STD\_LOGIC\_VECTOR(7 downto 0);

RESET : IN STD\_LOGIC;

OverFlow\_IN : IN STD\_LOGIC;

COMM\_ONES : OUT STD\_LOGIC;

COMM\_DECS : OUT STD\_LOGIC;

COMM\_HUNDREDS : OUT STD\_LOGIC;

SEG\_A : OUT STD\_LOGIC;

SEG\_B : OUT STD\_LOGIC;

SEG\_C : OUT STD\_LOGIC;

SEG\_D : OUT STD\_LOGIC;

SEG\_E : OUT STD\_LOGIC;

SEG\_F : OUT STD\_LOGIC;

SEG\_G : OUT STD\_LOGIC;

DP : OUT STD\_LOGIC;

OverFlow\_OUT : OUT STD\_LOGIC := '0'

);

end SEGDEC\_intf;

architecture SEGDEC\_arch of SEGDEC\_intf is

signal ONES\_BUS : STD\_LOGIC\_VECTOR(3 downto 0) := "0000";

signal DECS\_BUS : STD\_LOGIC\_VECTOR(3 downto 0) := "0000";

signal HONDREDS\_BUS : STD\_LOGIC\_VECTOR(3 downto 0) := "0000";

begin

OVERFLOW\_INDICATE : process(OverFlow\_IN, RESET)

begin

--if rising\_edge(CLOCK) then

if (RESET = '1') then

OverFlow\_OUT <= '0';

elsif (RESET = '0' and OverFlow\_IN = '1') then

OverFlow\_OUT <= '1';

end if;

--end if;

end process OVERFLOW\_INDICATE;

BIN\_TO\_BCD : process (ACC\_DATA\_OUT\_BUS)

variable hex\_src : STD\_LOGIC\_VECTOR(7 downto 0) ;

variable bcd : STD\_LOGIC\_VECTOR(11 downto 0) ;

begin

bcd := (others => '0') ;

hex\_src := ACC\_DATA\_OUT\_BUS;

for i in hex\_src'range loop

if bcd(3 downto 0) > "0100" then

bcd(3 downto 0) := bcd(3 downto 0) + "0011" ;

end if ;

if bcd(7 downto 4) > "0100" then

bcd(7 downto 4) := bcd(7 downto 4) + "0011" ;

end if ;

if bcd(11 downto 8) > "0100" then

bcd(11 downto 8) := bcd(11 downto 8) + "0011" ;

end if ;

bcd := bcd(10 downto 0) & hex\_src(hex\_src'left) ; -- shift bcd + 1 new entry

hex\_src := hex\_src(hex\_src'left - 1 downto hex\_src'right) & '0' ; -- shift src + pad with 0

end loop ;

HONDREDS\_BUS <= bcd (11 downto 8);

DECS\_BUS <= bcd (7 downto 4);

ONES\_BUS <= bcd (3 downto 0);

end process BIN\_TO\_BCD;

INDICATE : process(CLOCK)

type DIGIT\_TYPE is (ONES, DECS, HUNDREDS);

variable CUR\_DIGIT : DIGIT\_TYPE := ONES;

variable DIGIT\_VAL : STD\_LOGIC\_VECTOR(3 downto 0) := "0000";

variable DIGIT\_CTRL : STD\_LOGIC\_VECTOR(6 downto 0) := "0000000";

variable COMMONS\_CTRL : STD\_LOGIC\_VECTOR(2 downto 0) := "000";

begin

if (rising\_edge(CLOCK)) then

if(RESET = '0') then

case CUR\_DIGIT is

when ONES =>

DIGIT\_VAL := ONES\_BUS;

CUR\_DIGIT := DECS;

COMMONS\_CTRL := "001";

when DECS =>

DIGIT\_VAL := DECS\_BUS;

CUR\_DIGIT := HUNDREDS;

COMMONS\_CTRL := "010";

when HUNDREDS =>

DIGIT\_VAL := HONDREDS\_BUS;

CUR\_DIGIT := ONES;

COMMONS\_CTRL := "100";

when others =>

DIGIT\_VAL := ONES\_BUS;

CUR\_DIGIT := ONES;

COMMONS\_CTRL := "000";

end case;

case DIGIT\_VAL is --abcdefg

when "0000" => DIGIT\_CTRL := "1111110";

when "0001" => DIGIT\_CTRL := "0110000";

when "0010" => DIGIT\_CTRL := "1101101";

when "0011" => DIGIT\_CTRL := "1111001";

when "0100" => DIGIT\_CTRL := "0110011";

when "0101" => DIGIT\_CTRL := "1011011";

when "0110" => DIGIT\_CTRL := "1011111";

when "0111" => DIGIT\_CTRL := "1110000";

when "1000" => DIGIT\_CTRL := "1111111";

when "1001" => DIGIT\_CTRL := "1111011";

when others => DIGIT\_CTRL := "0000000";

end case;

else

DIGIT\_VAL := ONES\_BUS;

CUR\_DIGIT := ONES;

COMMONS\_CTRL := "000";

end if;

COMM\_ONES <= COMMONS\_CTRL(0);

COMM\_DECS <= COMMONS\_CTRL(1);

COMM\_HUNDREDS <= COMMONS\_CTRL(2);

SEG\_A <= DIGIT\_CTRL(6);

SEG\_B <= DIGIT\_CTRL(5);

SEG\_C <= DIGIT\_CTRL(4);

SEG\_D <= DIGIT\_CTRL(3);

SEG\_E <= DIGIT\_CTRL(2);

SEG\_F <= DIGIT\_CTRL(1);

SEG\_G <= DIGIT\_CTRL(0);


DP <= '0';

end if;


end process INDICATE;

end SEGDEC\_arch;

**Елемент SEGDEC:**



**Схема для Top Level:**



**Файл Constraints.ucf:**

#\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*#

# UCF for ElbertV2 Development Board #

#\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*#

CONFIG VCCAUX = "3.3" ;

# Clock 12 MHz

NET "CLOCK" LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;

####################################################################################################

# LED

####################################################################################################

NET "OVERFLOW" LOC = P46 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

####################################################################################################

# Seven Segment Display

####################################################################################################

NET "A\_OUT" LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "B\_OUT" LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "C\_OUT" LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "D\_OUT" LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "E\_OUT" LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "F\_OUT" LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "G\_OUT" LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "DP\_OUT" LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "COMMON\_2\_OUT" LOC = P124 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "COMMON\_1\_OUT" LOC = P121 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "COMMON\_0\_OUT" LOC = P120 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

####################################################################################################

# DP Switches

####################################################################################################

NET "DATA\_IN(0)" LOC = P70 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "DATA\_IN(1)" LOC = P69 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "DATA\_IN(2)" LOC = P68 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "DATA\_IN(3)" LOC = P64 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "DATA\_IN(4)" LOC = P63 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "DATA\_IN(5)" LOC = P60 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "DATA\_IN(6)" LOC = P59 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "DATA\_IN(7)" LOC = P58 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

####################################################################################################

# Switches

####################################################################################################

NET "ENTER\_OP1" LOC = P80 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "ENTER\_OP2" LOC = P79 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "CALCULATE" LOC = P78 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "RESET" LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

####################################################################################################

**Файл TestTopLevel.vhd:**

-- Vhdl test bench created from schematic D:\Lab\_3\_Example\TopLevel.sch - Mon May 01 21:40:52 2023

--

-- Notes:

-- 1) This testbench template has been automatically generated using types

-- std\_logic and std\_logic\_vector for the ports of the unit under test.

-- Xilinx recommends that these types always be used for the top-level

-- I/O of a design in order to guarantee that the testbench will bind

-- correctly to the timing (post-route) simulation model.

-- 2) To use this template as your testbench, change the filename to any

-- name of your choice with the extension .vhd, and use the "Source->Add"

-- menu in Project Navigator to import the testbench. Then

-- edit the user defined section below, adding code to generate the

-- stimulus for your design.

--

LIBRARY ieee;

USE ieee.std\_logic\_1164.ALL;

USE ieee.numeric\_std.ALL;

LIBRARY UNISIM;

USE UNISIM.Vcomponents.ALL;

ENTITY TopLevel\_TopLevel\_sch\_tb IS

END TopLevel\_TopLevel\_sch\_tb;

ARCHITECTURE behavioral OF TopLevel\_TopLevel\_sch\_tb IS

COMPONENT TopLevel

PORT( RESE : IN STD\_LOGIC;

ENTER\_OP1 : IN STD\_LOGIC;

ENTER\_OP2 : IN STD\_LOGIC;

CALCULATE : IN STD\_LOGIC;

COMMON\_0\_OUT : OUT STD\_LOGIC;

COMMON\_1\_OUT : OUT STD\_LOGIC;

COMMON\_2\_OUT : OUT STD\_LOGIC;

A\_OUT : OUT STD\_LOGIC;

B\_OUT : OUT STD\_LOGIC;

C\_OUT : OUT STD\_LOGIC;

D\_OUT : OUT STD\_LOGIC;

E\_OUT : OUT STD\_LOGIC;

F\_OUT : OUT STD\_LOGIC;

G\_OUT : OUT STD\_LOGIC;

DP\_OUT : OUT STD\_LOGIC;

CLOCK : IN STD\_LOGIC;

DATA\_IN : IN STD\_LOGIC\_VECTOR (7 DOWNTO 0);

OVER\_FLOW : OUT STD\_LOGIC);

END COMPONENT;

signal op1 : STD\_LOGIC\_VECTOR(7 DOWNTO 0);

signal op2 : STD\_LOGIC\_VECTOR(7 DOWNTO 0);

SIGNAL RESE : STD\_LOGIC;

SIGNAL ENTER\_OP1 : STD\_LOGIC;

SIGNAL ENTER\_OP2 : STD\_LOGIC;

SIGNAL CALCULATE : STD\_LOGIC;

SIGNAL COMMON\_0\_OUT : STD\_LOGIC;

SIGNAL COMMON\_1\_OUT : STD\_LOGIC;

SIGNAL COMMON\_2\_OUT : STD\_LOGIC;

SIGNAL A\_OUT : STD\_LOGIC;

SIGNAL B\_OUT : STD\_LOGIC;

SIGNAL C\_OUT : STD\_LOGIC;

SIGNAL D\_OUT : STD\_LOGIC;

SIGNAL E\_OUT : STD\_LOGIC;

SIGNAL F\_OUT : STD\_LOGIC;

SIGNAL G\_OUT : STD\_LOGIC;

SIGNAL DP\_OUT : STD\_LOGIC;

SIGNAL CLOCK : STD\_LOGIC;

SIGNAL DATA\_IN : STD\_LOGIC\_VECTOR (7 DOWNTO 0);

SIGNAL OVER\_FLOW : STD\_LOGIC;

constant CLK\_period: time := 1 us;

constant TC\_period: time := 65536 us;

BEGIN

UUT: TopLevel PORT MAP(

RESE => RESE,

ENTER\_OP1 => ENTER\_OP1,

ENTER\_OP2 => ENTER\_OP2,

CALCULATE => CALCULATE,

COMMON\_0\_OUT => COMMON\_0\_OUT,

COMMON\_1\_OUT => COMMON\_1\_OUT,

COMMON\_2\_OUT => COMMON\_2\_OUT,

A\_OUT => A\_OUT,

B\_OUT => B\_OUT,

C\_OUT => C\_OUT,

D\_OUT => D\_OUT,

E\_OUT => E\_OUT,

F\_OUT => F\_OUT,

G\_OUT => G\_OUT,

DP\_OUT => DP\_OUT,

CLOCK => CLOCK,

DATA\_IN => DATA\_IN,

OVER\_FLOW => OVER\_FLOW

);

CLK\_process : process

begin

CLOCK <= '1';

wait for CLK\_period/2;

CLOCK <= '0';

wait for CLK\_period/2;

end process CLK\_process;

stim\_proc: process

begin

RESE <= '1';

ENTER\_OP1 <= '0';

ENTER\_OP2 <= '0';

CALCULATE <= '0';

DATA\_IN <=(others => '0');

wait for 2\*CLK\_period;

RESE <='0';

wait for 4\*TC\_period;

ENTER\_OP1 <='1';

DATA\_IN <= op1;

wait for 2\*TC\_period;

ENTER\_OP1 <='0';

wait for 4\*TC\_period;

ENTER\_OP2 <='1';

DATA\_IN <= op2;

wait for 2\*TC\_period;

ENTER\_OP2 <='0';

wait for 4\*TC\_period;

CALCULATE <= '1';

wait for 8\*TC\_period;

wait;

end process stim\_proc; --1.835 s

END;

**Перевірка результату**

OP1=00000100;


OP2=00001000;

((OP1 or OP2) + OP2) – 3 = 00010001;


1)OP1 or OP2 = 00000100 or 00001000 = 00001100;


2) (OP1 or OP2) + OP2 = 00001100 + 00001000 = 00010100;



3) ((OP1 or OP2) + OP2) – 3 = 00010100 – 3 = 00010001;



















**Висновок:** Під час даної лабораторної роботи, я на базі стенда Elbert V2 – Spartan 3A FPGA, реалізував цифровий автомат для обчислення значення заданого виразу.